#17 2615
10-2-03
JC

3500.013212. PATENT APPLICATION

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:	)	
	:	Examiner: Brian C. Genco
KATSUHISA OGAWA ET AL.	)	
	:	Group Art Unit: 2615
Application No.: 09/210,545	)	
	:	
Filed: December 14, 1998	)	
	:	
For: IMAGE PICKUP ELEMENT	)	October 1, 2003

Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

SUBMISSION OF SWORN TRANSLATION

Sir:

Further to our Amendment After Final Action dated September 9, 2003, Applicants enclose hereto a Declaration and Sworn Translation of Japanese application no. 09-361096, which was filed December 26, 1997, from which the present application claims priority.

Applicants' undersigned attorney may be reached in our New York office by telephone at (212) 218-2100. All correspondence should continue to be directed to our below listed address.

Respectfully submitted,

Peter C. Hsu/sw

Attorney for Applicants

Registration No. 47,138.

FITZPATRICK, CELLA, HARPER & SCINTO
30 Rockefeller Plaza
New York, New York 10112-3801
Facsimile: (212) 218-2200

NY_MAIN 379220v1

DECLARATION

I, NOBUAKI KATO, a Japanese Patent Attorney registered No.08517, of Okabe International Patent Office at No. 602, Fuji Bldg., 2-3, Marunouchi 3-chome, Chiyoda-ku, Tokyo, Japan, hereby declare that I have a thorough knowledge of Japanese and English languages, and that the attached pages contain a correct translation into English of the priority documents of Japanese Patent Application No.09-361096 filed on December 26, 1997 in the name of CANON KABUSHIKI KAISHA.

I further declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that wilful false statements and the like so made, are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such wilful false statements may jeopardize the validity of the application or any patent issuing thereon.

Signed this 25th day of September, 2003

NOBUAkI KATO

PATENT OFFICE
JAPANESE GOVERNMENT

This is to certify that the annexed is a true copy of the following application as filed with this office.

Date of Application: December 26, 1997

Application Number: Japanese Patent Application No. 09-361096

Applicants: CANON KABUSHIKI KAISHA

Jan.18, 1998
Commissioner,
Patent Office TAKESHI ISAYAMA

(Seal)

Certificate No. 10-3107083

[Name of the document] Patent Application

[Reference No.] 3647023

[Date] December 26, 1997

[Addressed to] Commissioner

[International Classification] H04N 9/07

[Title of the Invention] Single-plate Color Image Pickup Device

[Number of the Claims] 11

[Inventor]

[Domicile or Residence] c/o Canon Kabushiki Kaisha
30-2, 3-chome, Shimomaruko, Ohta-ku, Tokyo

[Name] KATSUHISA OGAWA

[Inventor]

[Domicile or Residence] c/o Canon Kabushiki Kaisha
30-2, 3-chome, Shimomaruko, Ohta-ku, Tokyo

[Name] KATSUHITO SAKURAI

[Inventor]

[Domicile or Residence] c/o Canon Kabushiki Kaisha
30-2, 3-chome, Shimomaruko, Ohta-ku, Tokyo

[Name] ISAMU UENO

[Inventor]

[Domicile or Residence] c/o Canon Kabushiki Kaisha
30-2, 3-chome, Shimomaruko, Ohta-ku, Tokyo

[Name] TORU KOIZUMI

[Inventor]

[Domicile or Residence] c/o Canon Kabushiki Kaisha
30-2, 3-chome, Shimomaruko, Ohta-ku, Tokyo

[Name] TETSUNOBU TOCHI

[Inventor]

[Domicile or Residence] c/o Canon Kabushiki Kaisha
30-2, 3-chome, Shimomaruko, Ohta-ku, Tokyo

[Name] HIROKI HIYAMA

[Inventor]

[Domicile or Residence] c/o Canon Kabushiki Kaisha
30-2, 3-chome, Shimomaruko, Ohta-ku, Tokyo

[Name] SHIGETOSHI SUGAWA

[Inventor]

[Domicile or Residence] c/o Canon Kabushiki Kaisha
30-2, 3-chome, Shimomaruko, Ohta-ku, Tokyo

[Name] HIDEYUKI ARAI

[Applicant]

[Identification No.] 000001007

[Name] CANON KABUSHIKI KAISHA

[Representative] FUJIO MITARAI

[Patent Attorney]

[Identification No.] 100065385

[Attorney]

[Name] JOHEI YAMASHITA

[Telephone] 03-3431-1831

[Indication of Official Fee]

[Prepayment Ledger No.]	010700	
[Amount]	21000	

[List of Filed Materials]

[Material]	Specification	01
[Material]	Drawings	01
[Material]	Abstract	01

9-361096

[Name of the Document] Specification

[Title of the Invention] Single-plate Color Image Pickup Device

[What is Claimed is]

[Claim 1]

A single-plate color image pickup device provided with a color filter array and an image pickup element including a plurality of photodetectors, for generating a color image signal from incident lights incident on said plurality of photodetectors through said color filter array, comprising:

vertical direction selection means for selecting in a vertical direction an arbitrary basic block having at least two of said plurality of photodetectors;

horizontal direction selection means for selecting the arbitrary basic block in a horizontal direction; and

combination means for outputting outputs of said photodetectors in the arbitrary basic block selected by said vertical direction selection means and said horizontal direction selection means from said image pickup element.

[Claim 2]

A single-plate color image pickup device according to Claim 1, wherein a region of the basic block equals a region of a basic pattern of repeated patterns of the color filter array.

[Claim 3]

A single-plate color image pickup device according to Claim 1, wherein a region of the basic block equals a region obtained by equally dividing a basic pattern of repeated patterns of the color filter array.

[Claim 4]

A single-plate color image pickup device according to any one of Claims 1 to 3, wherein said combination means comprises a logical product means provided in said photodetectors and selection means for selecting exclusively the outputs from said photodetectors in units of said basic blocks in the horizontal direction.

[Claim 5]

A single-plate color image pickup device according to any one of Claims 1 to 3, wherein:

said vertical direction selection means selects said photodetectors in the selected basic block in units of lines with a time delay, and

said combination means serves as storage means for storing the outputs from said photodetectors selected by said vertical direction selection means with a time delay and outputting the stored contents of said basic block selected by said horizontal direction selection means.

[Claim 6]

A single-plate color image pickup device according to any one of Claims 1 to 5, wherein the color filter array comprises a filter for transmitting only red light within

a visible light range, a filter for transmitting only green light within the visible light range, and a filter for transmitting only blue light within the visible light range.

[Claim 7]

A single-plate color image pickup device according to any one of Claims 1 to 5, wherein the color filter array comprises a filter for shielding only red light within a visible light range, a filter for shielding only green light within the visible light range, a filter for shielding only blue light within the visible light range, and a filter for transmitting only green light within the visible light range.

[Claim 8]

A single-plate color image pickup device according to any one of Claims 1 to 7, further comprising:

block storage means for storing a plurality of outputs from said image pickup elements in units of basic blocks; and

interpolation means for calculating an interpolated pixel on the basis of an output from said block storage means.

[Claim 9]

A single-plate color image pickup device according to Claim 8, wherein said block storage means and said interpolation means are formed on one semiconductor chip together with said image pickup element.

[Claim 10]

A single-plate color image pickup device according

to Claim 8, further comprising signal processing means for performing at least one of color gain adjustment, low-frequency filtering, and edge enhancement.

[Claim 11]

A single-plate color image pickup device according to Claim 10, wherein said block storage means, said interpolation means, and said signal processing means are formed on one semiconductor chip together with said image pickup element.

[Detailed Description of the Invention]

[0001]

[Field of the Industrial Utilization]

The present invention relates to a single-plate color image pickup device, and in particular, to a single-plate color image pickup device for interpolating an arbitrary image region inside.

[0002]

[Prior Art]

In a single-plate color image pickup device, to obtain a color image from a single image pickup element, light is incident on the image pickup element through color filter arrays. Color filter arrays are roughly classified into a primary color filter array and a complementary color filter array. In a primary color filter array, three filters, i.e., an R filter for transmitting only red light within the visible light range, a G filter for transmitting only

green light within the visible light range, and a B filter for transmitting only blue light within the visible light range are arrayed in, e.g., a matrix. In a complementary color filter array, a cyan (to be referred to as "Cy" hereinafter) filter for shielding only red light within the visible light range, a magenta (to be referred to as "Mg" hereinafter) filter for shielding only green light within the visible light range, and a yellow (to be referred to as "Ye" hereinafter) filter for shielding only blue light within the visible light range are arrayed in, e.g., a matrix. There are various color filter array patterns. Fig. 10 shows an example of the primary color filter array. This is called a Bayer matrix.

[0003]

The Bayer matrix will be described. Of the basic units of the array pattern of 2 x 2 color filters, only the upper left pixel can directly output a red signal from a photoelectric conversion element as a detection unit of an image pickup element. Only the upper right and lower left pixels can output a green signal, and only the lower right pixel can output a blue signal. To obtain the respective color signals from these pixels, interpolation processing is required. In interpolation, the value of a pixel to be interpolated is obtained by signal processing or calculation based on the values of the neighboring pixels.

[0004]

Fig. 11 represents views for explaining an example of interpolation corresponding to the Bayer matrix shown in Fig. 10. Symbol ○ indicates an original pixel obtained from a photoelectric conversion element. Symbol △ indicates an interpolated pixel obtained by interpolation. An arrow indicates the relationship between an interpolated pixel and its original pixel.

[0005]

Fig. 12 is a block diagram of a conventional single-plate color image pickup device. Referring to Fig. 12, the device comprises a CCD image pickup element 901, an A/D converter (ADC) 902, a memory 903, an interpolation circuit 904, a signal processing circuit 905, and a D/A converter (DAC) 906. The memory 903 requires a capacity corresponding to the number of bits of at least (two lines + two pixels) x ADC. The memory 903 is constituted by, e.g., a FIFO having an output terminal at its middle point.

[0006]

In the CCD image pickup element 901, a photodetection signal obtained by each photoelectric conversion element is transferred in the vertical direction by a CCD and then transferred in the horizontal direction by a CCD. More specifically, when all photodetection signals of a certain line are transferred by the vertical CCD to reach the horizontal CCD, all the photodetection signals are sequentially transferred in the horizontal direction by the

horizontal CCD and output from an output terminal. This operation is sequentially performed for all lines. Therefore, photodetection signals (original pixels) are output from the CCD image pickup element 901 in the order of scanning lines, as shown on the CCD image pickup element 901 in Fig. 12.

[0007]

Each original pixel output from the CCD image pickup element 901 is A/D-converted by the ADC 902 and stored in the memory 903. A plurality of original pixels on each of the first, second, and third lines output from the memory 903 are input to the interpolation circuit 904. The interpolation circuit 904 interpolates as shown in Fig. 11 on the basis of these original pixels and outputs RGB signals interpolated by the interpolated pixels. The signal processing circuit 905 processes the RGB signals by color gain adjustment or edge enhancement. The DAC 906 D/A-converts the processed RGB signals to output analog RGB signals.

[0008]

[Problems to be Solved by the Invention]

In the single-plate color image pickup device according to the above-described prior art, interpolated pixels must be obtained on the basis of original pixels output from the CCD image pickup device 901 in the order of scanning lines. For this purpose, the ADC 902, memory 903, and DAC

906 are required in addition to the interpolation circuit 904 and signal processing circuit 905, resulting in an increase in circuit scale.

[0009]

It is an object of the present invention to provide a single-plate color image pickup device capable of obtaining interpolated pixel without any A/D converter, memory for a plurality of lines, and D/A converter.

It is an another object of the present invention to provide a single-plate color image pickup device capable of outputting a color image signal in an arbitrary basic block.

[0010]

[Means for Solving the Problems]

According to the present invention, there is provided a single-plate color image pickup device provided with a color filter array and an image pickup element including a plurality of photodetectors, for generating a color image signal from incident lights incident on the plurality of photodetectors through the color filter array, comprising: vertical direction selection means for selecting in a vertical direction an arbitrary basic block having at least two of the plurality of photodetectors; horizontal direction selection means for selecting the arbitrary basic block in a horizontal direction; and combination means for outputting outputs of the photodetectors in the arbitrary basic block

selected by the vertical direction selection means and the horizontal direction selection means from said image pickup element.

[0011]

Also, a single-plate color image pickup device according to the present invention is characterized in that, in the single-plate color image pickup device described above, a region of the basic block equals a region of a basic pattern of repeated patterns of the color filter array.

[0012]

Further, a single-plate color image pickup device according to the present invention is characterized in that, in the single-plate color image pickup device described above, a region of the basic block equals a region obtained by equally dividing a basic pattern of repeated patterns of the color filter array.

[0013]

Further, a single-plate color image pickup device according to the present invention is characterized in that, in the single-plate color image pickup device described above, the combination means comprises a logical product means provided in the photodetectors and selection means for selecting exclusively the outputs from the photodetectors in units of the basic blocks in the horizontal direction.

[0014]

Further, a single-plate color image pickup device

according to the present invention is characterized in that, in the single-plate color image pickup device described above, the vertical direction selection means selects the photodetectors in the selected basic block in units of lines with a time delay, and the combination means serves as storage means for storing the outputs from the photodetectors selected by the vertical direction selection means with a time delay and outputting the stored contents of the basic block selected by the horizontal direction selection means.

[0015]

Further, a single-plate color image pickup device according to the present invention is characterized in that, in the single-plate color image pickup device described above, the color filter array comprises a filter for transmitting only red light within a visible light range, a filter for transmitting only green light within the visible light range, and a filter for transmitting only blue light within the visible light range.

[0016]

Further, a single-plate color image pickup device according to the present invention is characterized in that, in the single-plate color image pickup device described above, the color filter array comprises a filter for shielding only red light within a visible light range, a filter for shielding only green light within the visible light range, a filter for shielding only blue light within the visible light range,

and a filter for transmitting only green light within the visible light range.

[0017]

Further, a single-plate color image pickup device according to the present invention is characterized by, in the single-plate color image pickup device described above, further comprising: block storage means for storing a plurality of outputs from the image pickup elements in units of basic blocks; and interpolation means for calculating an interpolated pixel on the basis of an output from the block storage means.

[0018]

Further, a single-plate color image pickup device according to the present invention is characterized in that, in the single-plate color image pickup device described above, the block storage means and the interpolation means are formed on one semiconductor chip together with the image pickup element.

[0019]

Further, a single-plate color image pickup device according to the present invention is characterized by, in the single-plate color image pickup device described above, further comprising signal processing means for performing at least one of color gain adjustment, low-frequency filtering, and edge enhancement.

[0020]

Further, a single-plate color image pickup device according to the present invention is characterized in that, in the single-plate color image pickup device described above, the block storage means, the interpolation means, and the signal processing means are formed on one semiconductor chip together with the image pickup element.

[0021]

[Description of the Preferred Embodiments]

In embodiments to be described below, an image pickup element such as so-called CMOS image pickup element capable of reading a pixel at an arbitrary portion at random is used.

[0022]

(First Embodiment)

Fig. 1 is a block diagram showing the arrangement of an image pickup device according to the first embodiment. Referring to Fig. 1, the image pickup device comprises an image pickup element 101, a block memory 102, an interpolation circuit 103, and a signal processing circuit 104.

[0023]

Original pixels are read from the image pickup element 101 in units of 2 x 2 basic (minimum) blocks of a Bayer matrix. The block memory 102 stores read original pixels of a plurality of basic blocks. In this embodiment, the block memory 102 stores three basic blocks in the horizontal direction and three basic blocks in the vertical direction, i.e., a total of nine basic blocks. The

interpolation circuit 103 interpolates as shown in Figs. 11 to 2C on the basis of the original pixels stored in the block memory 102 and outputs interpolated RGB signals. The signal processing circuit 104 processes the interpolated RGB signals by color gain adjustment, low-frequency filtering, or edge enhancement and outputs the processed RGB signals. The signals obtained from the image pickup element 101 and output from the signal processing circuit 104 are analog signals.

[0024]

The block memory 102, interpolation circuit 103, and signal processing circuit 104 are formed on one chip together with the image pickup element 101. For example, when the image pickup element 101 is a CMOS image pickup element, the image pickup element 101, block memory 102, interpolation circuit 103, and signal processing circuit 104 are formed on one chip by the same CMOS process.

[0025]

Fig. 2 is a view showing the array of original pixels stored in the block memory 102. Referring to Fig. 2, symbols A, B, C, D, E, F, G, H, I, J, K, L, M, N, P, and Q denote basic blocks. The block memory 102 simultaneously stores 3 x 3 basic blocks, as shown in (b) of Fig. 2.

[0026]

Fig. 3 is a view for explaining interpolation processing by the interpolation circuit 103. The

interpolation circuit 103 generates interpolated pixels pointed by arrowheads in Fig. 3 on the basis of the original pixels stored in the block memory 102, which are shown in (b) of Fig. 2, in accordance with the following equations exemplifying the basic block F:

[0027]

$$R_{F2} = (R_{F1} + R_{G1})/2$$

$$R_{F3} = (R_{F1} + R_{J1})/2$$

$$R_{F4} = (R_{F1} + R_{K1})/2$$

$$G_{F1} = (G_{E2} + G_{F2})/2$$

$$G_{F4} = (G_{F3} + G_{G3})/2$$

$$B_{F1} = (B_{A4} + B_{F4})/2$$

$$B_{F2} = (B_{B4} + B_{F4})/2$$

$$B_{F3} = (B_{E4} + B_{F4})/2$$

When interpolation of the basic block F is complete, the basic blocks D, H, and L are read from the image pickup element 101 and written in the block memory 102. The basic blocks A, E, and I are erased from the block memory 102. The interpolation circuit 103 generates the interpolated pixels of the basic block G on the basis of the original pixels of the basic blocks B, C, D, F, G, H, J, K, and L in the same manner as described above.

[0028]

By repeating the block reading and interpolation, the interpolation circuit 103 outputs interpolated RGB signals in the order of, e.g., the basic blocks F, G, H,...,

J, K, L,..., N, P, Q,.... However, the basic block output order is not limited to this. For example, when block processing such as calculation of the discrete cosine transforms (DCTs) of 8 x 8 pixels is to be done on the output side of the signal processing circuit, the signals can be read in the order of the basic blocks F, G, J, K,.... to continuously output 8 x 8 pixel data. The basic block size may be equal to the block processing size.

[0029]

(Second Embodiment)

An image pickup device according to the second embodiment has the same arrangement as that of the first embodiment shown in Fig. 1. In the second embodiment, a complementary color filter array is used as a color filter array. The arrangement of the image pickup device of the second embodiment is the same as that of the first embodiment shown in Fig. 1, and a detailed description thereof will be omitted.

[0030]

Fig. 4 is a view showing the basic pattern of the complementary color filter array in this embodiment. Referring to Fig. 4, the basic pattern has a size of 4 lines x 2 pixels.

[0031]

The basic block size in block reading of this embodiment is the same as in the first embodiment, i.e.,

2 x 2 pixels. The basic pattern of the color filter array is different from the basic block in block reading.

[0032]

Fig. 5 is a view showing the array of original pixels stored in a block memory 102. Referring to Fig. 5, symbols A, B, C, D, E, F, G, H, I, J, K, L, M, N, P, and Q denote basic blocks. The block memory 102 simultaneously stores 3 x 3 basic blocks, as shown in (b) of Fig. 5 or (c) of Fig. 5.

[0033]

Figs. 6 and 7 are views for explaining interpolation processing by an interpolation circuit 103. Fig. 6 shows interpolation processing for basic blocks at an upper portion 201 of the basic pattern shown in Fig. 4. Fig. 7 shows interpolation processing for basic blocks at a lower portion 202 of the basic pattern shown in Fig. 4. Referring to Fig. 5, the basic blocks A, B, C, D, I, J, K, and L correspond to the upper portion 201, and the basic blocks E, F, G, H, M, N, P, and Q correspond to the lower portion 202.

[0034]

For the basic blocks at the upper portion 201, the interpolation circuit 103 generates interpolated pixels pointed by arrowheads in Fig. 6 on the basis of the original pixels stored in the block memory 102, which are shown in (b) of Fig. 5, in accordance with the following equations exemplifying the basic block J:

[0035]

$$Cy_{J2} = (Cy_{J1} + Cy_{K1})/2$$

$$Cy_{J3} = (Cy_{J1} + Cy_{N1})/2$$

$$Cy_{J4} = (Cy_{J1} + Cy_{P1})/2$$

$$Ye_{J1} = (Ye_{I2} + Ye_{J2})/2$$

$$Ye_{J3} = (Ye_{J2} + Ye_{M2})/2$$

$$Ye_{J4} = (Ye_{J2} + Ye_{N2})/2$$

$$Mg_{J3} = (Mg_{I4} + Mg_{J4})/2$$

$$Mg_{J1} = (Mg_{F3} + Mg_{J3})/2$$

$$Mg_{J2} = (Mg_{G3} + Mg_{J3})/2$$

$$G_{J4} = (G_{J3} + G_{K3})/2$$

$$G_{J1} = (G_{E4} + G_{J4})/2$$

$$G_{J2} = (G_{F4} + G_{J4})/2$$

For the basic blocks at the lower portion 202, the interpolation circuit 103 generates interpolated pixels pointed by arrowheads in Fig. 7 on the basis of the original pixels stored in the block memory 102, which are shown in (c) of Fig. 5, in accordance with the following equations exemplifying the basic block F:

[0036]

$$Cy_{F2} = (Cy_{F1} + Cy_{G1})/2$$

$$Cy_{F3} = (Cy_{F1} + Cy_{I1})/2$$

$$Cy_{F4} = (Cy_{F1} + Cy_{K1})/2$$

$$Ye_{F1} = (Ye_{E2} + Ye_{F2})/2$$

$$Ye_{F3} = (Ye_{F2} + Ye_{I2})/2$$

$$Ye_{F4} = (Ye_{F2} + Ye_{J2})/2$$

$$Mg_{F4} = (Mg_{F3} + Mg_{G3})/2$$

$$Mg_{F1} = (Mg_{A4} + Mg_{F4})/2$$

$$Mg_{F2} = (Mg_{B4} + Mg_{F4})/2$$

$$G_{F3} = (G_{E4} + G_{F4})/2$$

$$G_{F1} = (G_{B3} + G_{F3})/2$$

$$G_{F2} = (G_{C3} + G_{F3})/2$$

The interpolation circuit 103 switches the two interpolation modes in accordance with the type of basic blocks. The original pixels are read from an image pickup element 101 and written in the block memory in the same manner as in the first embodiment.

[0037]

By repeating the block reading and interpolation, the interpolation circuit 103 outputs interpolated CyMgYe signals in the order of, e.g., the basic blocks F, G, H,..., J, K, L,..., N, P, Q,.... However, the basic block output order is not limited to this. For example, when the DCTs of 8 x 8 pixels are to be calculated on the output side of the signal processing circuit, the signals can be read in the order of the basic blocks F, G, J, K,.... to continuously output 8 x 8 pixel data.

[0038]

(Third Embodiment)

The arrangement of the image pickup element 101 will be described next. Fig. 8 is a block diagram showing the arrangement of an image pickup element 101 in the third

embodiment.

[0039]

Referring to Fig. 8, the image pickup element comprises photodetectors 301 such as photodiodes, a vertical direction (row direction) read-out block selection circuit 302, a horizontal direction (column direction) read-out block selection circuit 303, transfer switches 304, vertical direction block selection lines 305, horizontal direction block selection lines 306, and output lines 307. The output lines are connected to an output terminal.

[0040]

For the vertical direction block selection lines 305 equal in number to the basic blocks in the vertical direction, the vertical direction read-out block selection circuit 302 activates only lines of selected blocks. Similarly, for the horizontal direction block selection lines 306 equal in number to the basic blocks in the horizontal direction, the horizontal direction read-out block selection circuit 303 activates only lines of selected blocks. Each photodetector 301 outputs a detection signal only when both the vertical direction block selection line 305 and horizontal direction block selection line 306 are activated. Each of the transfer switches 304 equal in number to the basic blocks in the horizontal direction receives the detection signal when any one of the basic blocks 301 of a line to which the transfer switches 304 belong outputs

a detection signal. The outputs from the transfer switches 304 are coupled and sent to the output terminal. Since one of the outputs is selected by the horizontal direction block selection lines 306, only the detection signal from the basic block selected by the vertical direction block selection line 305 and horizontal direction block selection line 306 is output from the output terminal.

[0041]

When the vertical direction read-out block selection circuit 302 and horizontal direction read-out block selection circuit 303 are simultaneously operated, the detection signal from an arbitrary basic block can be output from the output terminal.

[0042]

(Fourth Embodiment)

Fig. 9 is a block diagram showing the arrangement of an image pickup element 101 according to the fourth embodiment.

[0043]

Referring to Fig. 9, the device comprises photodetectors 401 such as photodiodes, a vertical direction (row direction) read-out block selection circuit 302, a horizontal direction (column direction) read-out block selection circuit 303, a two-line memory 402, vertical direction photodetector selection lines 403, horizontal direction block selection lines 306, and output lines 307.

The output lines are connected to an output terminal. The vertical direction read-out block selection circuit 302, horizontal direction read-out block selection circuit 303, vertical direction block selection lines 305, and horizontal direction block selection lines 306 are the same as those of the third embodiment.

[0044]

For the vertical direction photodetector selection lines 403 equal in number to the photodetectors in the vertical direction, the vertical direction read-out block selection circuit 302 activates only lines of selected blocks. Since the outputs from photodetectors on one line are output to the same line, the lines are sequentially activated. For the horizontal direction block selection lines 306 equal in number to the basic blocks in the horizontal direction, the horizontal direction read-out block selection circuit 303 activates only lines of selected blocks. Each photodetector 401 outputs a detection signal only when a corresponding vertical direction photodetector selection line 403 is activated. The two-line memory 402 sequentially receives the outputs from basic blocks selected in the vertical direction. The two-line memory 402 outputs the signal of a basic block selected by a horizontal direction block selection line 306. Hence, only the detection signals from basic blocks selected by the vertical direction photodetector selection lines 403 selected by the vertical

direction read-out block selection circuit 302, and the horizontal direction block selection lines 306, are output from the output terminal.

[0045]

When the vertical direction read-out block selection circuit 302 and horizontal direction read-out block selection circuit 303 are simultaneously operated, the detection signal from an arbitrary basic block can be output from the output terminal.

[0046]

[Effect of the Invention]

As has been described above, according to the present invention, since photodetection signals are read from the image pickup elements in units of basic blocks, basic blocks necessary for interpolation processing are stored in the block memory, and interpolated pixels of the respective colors are obtained on the basis of the photodetection signals stored in the block memory, an interpolated signal of each color in an arbitrary region can be obtained at random.

[0047]

In addition, since all signal processing operations can be performed as analog processing, the A/D and D/A converters can be omitted. Therefore, the circuit scale can be reduced.

[0048]

Furthermore, since the image pickup element, block

memory, interpolation circuit, and signal processing circuit can be formed on one chip by the same process, a one-chip image pickup device can be realized.

[Brief Description of the Drawings]

[Figure 1]

A block diagram showing the arrangement of a single-plate color image pickup device according to the present invention.

[Figure 2]

A first view for explaining interpolation processing according to the first embodiment of the present invention.

[Figure 3]

A second view for explaining interpolation processing according to the first embodiment of the present invention.

[Figure 4]

A view showing the basic pattern of a complementary color filter array.

[Figure 5]

A first view for explaining interpolation processing according to the second embodiment of the present invention.

[Figure 6]

A second view for explaining interpolation processing according to the second embodiment of the present invention.

[Figure 7]

A third view for explaining interpolation processing according to the second embodiment of the present invention.

[Figure 8]

A block diagram showing the arrangement of an image pickup element according to the third embodiment of the present invention.

[Figure 9]

A block diagram showing the arrangement of an image pickup element according to the fourth embodiment of the present invention.

[Figure 10]

A view showing the basic pattern of a color filter array in a Bayer matrix.

[Figure 11]

Views for explaining an example of interpolation of RGB signals corresponding to the Bayer matrix.

[Figure 12]

A block diagram showing the arrangement of a conventional single-plate color image pickup device.

[Description of Reference Numerals or Symbols]

101 … image pickup element

102 … block memory

103 … interpolation circuit

104 … signal processing circuit

301, 401 … photodetectors

302 … vertical direction read-out block selection

circuit

303 ... horizontal direction read-out block selection circuit

304 ... transfer switches

305 ... vertical direction read-out block selection lines

306 ... horizontal direction read-out block selection lines

307 ... output lines

402 ... two-line memory

403 ... vertical direction photodetector selection lines

[Name of the Document] Abstract

[Abstract]

[Object]

It is an object of the present invention to provide a single-plate color image pickup device capable of obtaining interpolated pixel without any A/D converter, memory for a plurality of lines, and D/A converter. It is an another object of the present invention to provide a single-plate color image pickup device capable of outputting a color image signal in an arbitrary basic block.

[Means for Achieving the Object]

There is disclosed a single-plate color image pickup device provided with a color filter array and a plurality of photodetectors, for generating a color image signal from incident lights incident on the plurality of photodetectors through the color filter array, comprising: vertical direction selection means for selecting in a vertical direction an arbitrary basic block having at least two of the plurality of photodetectors; horizontal direction selection means for selecting the arbitrary basic block in a horizontal direction; and combination means for outputting outputs from the photodetectors in the arbitrary basic block selected by the vertical direction selection means and the horizontal direction selection means.

[Elected Drawing]

Figure 8

[Name of the Document] Officially Correcting Data

[Amended Document] Patent Application

(Recognized Information : Additional Information)

[Applicant]

[Identification No.] 000001007

[Domicile or Residence] 3-30-2, Shimomaruko, Ohta-ku, Tokyo

[Name] CANON KABUSHIKI KAISHA

[Attorney] Offeror

[Identification No.] 100082337

[Domicile or Residence] SVAX Hamamatsucho Building, 18-14, Hamamatsucho 1-chome, Minato-ku, Tokyo

[Name] JOHEI YAMASHITA

Applicant's Information

Identification No. [000001007]

1. Date of Change: August 30, 1990

[Reason for Change] New Registration

Address: 30-2, 3-chome, Shimomaruko, Ohta-ku, Tokyo

Name: CANON KABUSHIKI KAISHA